module top;
wire OUT1,OUT0,A1,A0,SEL,B1,B0,O1,O2,M1,M2,M3,M4,M5;
system_clock #1600 clock1(A1);
system_clock #800 clock2(A0);
system_clock #400 clock3(SEL);
system_clock #200 clock4(B1);
system_clock #100 clock5(B0);
and a1(M1, A1, SEL);
and a2(M2, A0, SEL);
out N1(M3, SEL);
and a3(M4, M3, B1);
and a4(M5, M3, B0);
or O1(OUT1, M1, M4);
or O2(OUT0, M2, M5);
沒有留言:
張貼留言